Writing own PSoC Components in Verilog

After finishing the introduction into State Machines I wanted to come up with a implementation on a real device (I don’t own an FPGA so far). At the electronica I visited the Cypress booth and they showed me how to create own user componentes. The process looked very simple and indeed it is, at least … Read more

This site uses cookies. By continuing to browse the site you are agreeing to our use of cookies.